• Alphane Moon@lemmy.worldOPM
    link
    fedilink
    English
    arrow-up
    3
    ·
    2 days ago

    60,000 300 mm wafers would be enough for about 60 million Zen 5 CCDs per month assuming zero defects.

    Realistically it would be even more since this is 2 nm we are talking about.

    • brendansimms@lemmy.world
      link
      fedilink
      English
      arrow-up
      2
      ·
      2 days ago

      I was reading recently about how Nvidia gpu familes (i.e. the RTX 40xx series) all use the same architecture, but are separated by the number of defects on the board (as all nanofab-made electronics have a certain amount of defects). They are placed into different ‘bins’ that have certain ranges of defective components, but the functionality as a gpu is still fine. I imagine that other companies do this too, and with other electronics besides gpus. Also as mentioned in another comment, ‘2nm’ is a marketing term and does not indicate the actual size of the transistors. My point being: this may not result in larger supply of currently available electronics that use different architectures (4nm, 5nm process, etc). It is more likely to be a move to prepare facilities for next-gen electronics. I don’t know about specific companies intentions to move to ‘2nm’ processes for their products or how easy that actually is, though, so it would be a case by case check.

      • Alphane Moon@lemmy.worldOPM
        link
        fedilink
        English
        arrow-up
        2
        ·
        2 days ago

        Yes, you are correct.

        My comment was just a “back of the napkin” comment. At 2 nm (in the marketing sense), you would be able to make more AMD Zen 5 CCDs, but AMD wouldn’t even port Zen 5 to 2 nm, it would be Zen 6.